INTRODUCTION
Testing of complex integrated cellular logic circuits fabricated using LSI techniques has become a source of concern to users and manufacturers. Since an economically feasible solution to testing problems is not visible for the complex arrays contemplated for the near future, manufacturers have acknowledged the seriousness of the problem. Currently some observers believe that LSI cannot be tested because general procedures for testing and diagnosing digital circuits are applicable to small networks of approximately 30 gates, while cellular arrays are contemplated as containing hundreds or thousands of gates on one chip. However, if arrays are constrained to be in a cellular form, then testing problems can be simplified and test schedules can be produced which use the interconnection structure of cellular arrays.
In some cases the iterative interconnection structure of cellular arrays enables derivation of test schedules that exhibit an iterative nature, thus reducing the complexity of the testing problem in comparison with testing problems encountered in testing a noniterative structure containing an equal number of gates. It has been shown that the structure of single-rail cascades can be used to great advantage in the derivation of test algorithms for cascades 6 and that this testing can be accomplished from the edge of the cascade. These results are extendable to a large class of arrays. However, * The author was formerly with the Electrical Engineering Department, Montana State University, Bozeman, Montana. This work has been supported by a National Science Foundation Grant, No. GJ-158, a National Defense Education Act Title IV Fellowship, No. 67-06596, and an Air Force Cambridge Research Laboratories Contract, No. F19628-67-C-0293. Kautz 1,2 has shown that cellular arrays exist which cannot be tested from their edge terminals.
Problem definition
The iterative interconnection structure of cellular arrays allows decomposition of testing problems for LSI cellular arrays into several subproblems. One subproblem is the testing of single-rail cascades, such as the one shown in Figure 1 . These cascades can be used in the production of more-complex cellular arrays, and techniques can be derived such that if a single-rail cascade can be tested then certain complex arrays can be tested. Examination of problems encountered during solution of the problem of testing single-rail cascades using only input and output terminals of cascades produces methods that can be used to test more-complex arrays. Specifically, the solution of problems involved in testing single-rail cascades lends insight to methods useful in testing cellular arrays from their edge terminals by computers using an average of only two or three tests per cell contained in the array. Figure 2 indicates the construction of an important class of cellular arrays. An example of an important class of arrays that has this interconnection structure is a cutpoint array. 4 This array consists of collector rows and vertical cascades. Busses extend across all collector rows and distribute every variable across the vertical cascades. This construction reduces the testing of this array to the testing of a single-rail cascade, since each collector row can be tested as a single-rail cascade (under the added assumption that both a 0 and a 1 can be placed on the input to each buss that extends across the collector rows) and each vertical cascade can be tested as a single-rail cascade. Output values of vertical 81 cascades are measured at the ! bottom of the array whereas collector row output values are measured on the right-hand side of the array; Admittedly, it would be desirable to test all collector: rows (and all vertical cascades) simultaneously; however, to accomplish this, a restriction on the array structure must be made that restricts the class of testable arrays until the procedure becomes practically useless.
Practical considerations
Consideration of testing problems produced by LSI chips may help develop test algorithms that could be used to test today's complex printed circuit boards. However, complex cellular arrays in practice will be more difficult to test than printed circuit boards. Consider that not only must exact error locations be indicated, but that a decision must be made based on the number of errors and their locations as to what can be done with imperfect arrays. Are imperfect arrays discarded or can they be salvaged in some manner? Minnick 5 and Spandorfer 8 have suggested that extra vertical cascades and collector rows be installed at predetermined intervals in arrays, such as in Figure 2 . If a vertical cascade or collector row has an error, then the extra cascade or row could be used to produce the correct function.
Before any test procedures can be established, an error or circuit failure criterion must be established which allows definition of possible error types that may appear in LSI construction. In a later section an expanded allowable set of errors for certain types of cellular arrays will be presented.
Placing an accessible test pad on an interconnection between cells reduces the effective area usable for the cells. For this reason attempts should be made to accomplish all testing and location of faulty cells from the terminals of the array without any test pads being included in the array.
A test schedule could verify the complete truth table, transfer function, or state table for any given device; however, this procedure would require too much time and would add greatly to the expense of the array. Instead of a complete verification procedure, another solution could be to test certain input conditions on a probabalistic or expected utilization basis; however, this method is still very unsatisfactory. A feasible approach is to decide on a dominant failure mode from which a set of allowable errors can be derived for each cell type used in arrays under consideration. With this knowledge manufacturers could construct arrays using certain interconnection structures and could design cells with redundant properties. This would cause an increase in the probability that, if a failure occurs which is one of the dominant failure types, the cell error that occurs is a cell error that is contained in the set of allowable errors.
Generation of tests and test equipment
Redundant design, failure modes, allowable errors, and required confidence level contribute to the determination of the number of tests required; however, the array's structure can almost determine the number of tests independently of these factors. Test schedules are constructed to verify whether each cell is producing its specified function. This method of testing was chosen in preference to verifying an array's truth table because the number of tests needed is generally much less than m(2 B+1 ), where m functions of n + 1 variables are produced. Under certain assumptions, choosing test schedules capable of accomplishing the task of locating every error in arrays such as shown in Figure 2 is plausible (see Theorem 1), and these test schedules can be programmed for testing using digital computers. Because of their iterative structures, cellular arrays simplify problems encountered in the detection and location of faults.
Since test schedules can be programmed for single-rail cascades, computers will be able to test many types of arrays with very minor software input changes. In particular, for the single-rail cascade under the assumptions of Theorem 1, a general fault detection program could be written. To test a cascade the only needed input information would be the cell types and their location in the cascade. With this information the general program is able to test all cascades of one type. When the type of cascade changes, this information can be given the computer as input data and all cascades of the new type can then be tested. Because of the structural interconnection of arrays shown in Figure 2 , no reprogramming of the computer is needed when a new type of array appears. Figure 1 illustrates the interconnection structure of a Maitra cascade. 3 Every cell in the cascade is a two-input, one output cell. It is assumed that the Boolean variables applied to the cascade are numbered as illustrated on the cascade shown in Figure 1 . All testing of the cascade is accomplished using only the input leads and the output lead of each cascade (and of arrays). The ability to measure the functional value produced by a cell by means of probing a buss connecting two adjacent cells is not assumed. To minimize the "uncertainties" (the functional values between cells cannot be measured and the location of the error is unknown; therefore, the functional values between cells are uncertain) involved in testing cascades, it is assumed that cell n is tested first (see Figure 1) , then cell n-1, etc. If an error occurs in cell n-j, its propagation may be stopped by one of cells n-1, 7i-2, • • •, n-j + 1. Once cell n is tested, it may be set such that it transmits the output of cell n-1 to the output terminal of the cascade. In this manner (under certain error assumptions) the cells may be tested in the following order until error location results: n, n-1, •••,!. The number of tests needed to test a cellular cascade is 0(w) *, where n is the number of cells in the cascade.
Assumptions and definitions
It is assumed that only one error (faulty cell) may appear in a cascade. Also, the interconnections between cells do not fail, the error is time independent; i.e., * See Definition 6. if cell m is in error at time h, then cell m is still in error at U > h and the error type in cell m has not changed. Further, the input and output leads of the cascade do not fail.
It is assumed that the 12 allowable cell functions for a Maitra cascade are f h / 2 , / 3 , /*, / 6 , /e, h, fs, fo, fw, fn, fn, and/14. (See Definition 1 for an explanation of the notation fi.) Seven allowable errors are assumed for each cell; these are fn (s-a-1; stuck-at-one),/o (s-a-0; stuck-atzero), /i5-p (complementation where p is the cell function), fn (the input X), / 3 (the complement of the input X), fw (the input Y), and/ 5 (the complement of the input Y). These seven errors consist of the two failure types (s-a-0 and s-a-l) usually assumed by most fault diagnosticians augmented by fu-p, fn, ft, /io> and f 5 Definiton 2. An error occurs in a cell whenever the cell produces a function that is not the same as the function specified for that cell. Definition 5. The error function E is a mapping from G x I n to G, where E(f, j) = A denotes that cell j was theoretically to produce fe,G but instead it produced f k eG. Clearly, E{f h j) = f indicates that cell j does not have an error occurring in it. Definition 6. X* means either X or X', but not both. 
A necessary and sufficient condition for fault location in cascades
Location of a single fault in a cascade is considered in this section. A necessary and sufficient condition for location of a single fault in a cascade is proven. The proof of Theorem 1 can be utilized to obtain an algorithm to locate faults in a cellular cascade or array. Theorem 1. Given a cascade with n cells, then the error can be located if and only if for every ieh -(1) Figure 5-Test decision map for f 8
Proof:
The proof is an induction proof. Clearly, the theorem is true for the case n = 1. Assume that the theorem is true for a positive integer k ap. mine whether the cell is in error or is receiving the complemented sequence. The proof of the other half of the theorem will be by contradiction. Assume that the error can be located, but that the restrictions (1) through (12) are not needed. Then it can be verified that the following pairs of conditions give the same output at the cascade's terminal. Since the two conditions give the same outputs, the error cannot be located, which is a contradiction of the assumption; therefore,, the assumption that the restrictions are not needed is incorrect and the proof is completed. After (1) an abbreviated notation is used. Note:
Using the Test Decision Maps and the contradiction part of this proof one can actually determine the values of F»_i. If the cascade meets the assumptions of Theorem 1, then Theorem 1 can be used to determine test schedules for the location of an error in cascades. It should be noted that when cell k is tested, one obtains information about the cells k -l,k -2, • • -,1, and therefore a test schedule with 0(w) tests will test any cascade with n cells under the allowable error set 6 . Clearly, if the conditions of Theorem 1 are relaxed, then fault detection (and maybe isolation) can be accomplished in the same number of tests; however, if one is only interested in fault detection, Theorem 2 is the best technique to use.
If a more complex cascade than the cascades considered here is under consideration, then a good understanding of the method used to derive the theorems in this paper will allow one to extend the theories presented. If the cell functions fo, fa, fn, and/15 are allowed, then the fault techniques may be easily extended since none of these functions depend on the F value; however, one must exercise care in the use of the theory because it is based on the ability of the tester to place theoretically both a 0 and a 1 on the F interconnection, and examples (trivial) in which this cannot be accomplished do exist.
Fault detection in Maitra cascades
In this section the detection of a single fault in a cascade is considered. The theory for this section is based on the observation that every n cell Maitra cascade (as defined in this paper) produces a, function dependent on Xo 6 . The purpose of this detection scheme is to utilize exactly two tests to detect whether a cascade has a faulty cell. X 0 was chosen as the variable to be used in Theorem 2 because of the symmetry of the resulting theorem. Since Xi can be made (by a suitable choice of constants, to pass theoretically through every cell*, the theorem could be rewritten in terms of Xi. In terms of the complexity of the detection scheme it is seen that cascades could have a very simple detection test schedule. It should be noted that Theorem 2 can very easily be adapted to provide fault detection in cascades if it is assumed that fu is not an allowable error for any of the 12 cell functions.
Examples
This section consists of examples of the use of Theorems 1 and 2. f A denotes the measured value of / whereas f T denotes the theoretical value of /. 
CONCLUSION
Techniques for fault location an4 detection in cellular arrays with an allowable error set of /o, /15, ju-P , fz, /12, /s, or /10 were described in this paper. It was shown that the problem of testing an array could be reduced to the problem of testing a cascade. The solutions presented are particularly attractive because of their simplicity.
To locate an error, 0(ri) tests are needed for an n cell cascade. Detection of an error requires only two tests if the allowable error set is reduced by one error (/10). A necessary and sufficient condition for single-error location was given. If the restrictions of this condition are relaxed, then an isolation theorem such as given by Thurber 6 -7 can be derived; however, this isolation condition will be more complex than the theorem given by Thurber 6 -7 . A criterion that enables detection of a single error in only two tests wasj derived.
Although the theories presented were derived for regular arrays of logic, they have potentially wide areas of application. A good understanding of the philosophies presented here will allow the extension of the results to cascades of m input n output cells. Also, some irregular arrays may be tested using this theory if they can be decomposed into sections composed of some form of a cascaded structure (or sections composed of structures closely resembling a cascaded structure).
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